Using SystemVerilog Assertions for Functional Coverage
نویسنده
چکیده
SystemVerilog Assertions (SVA) can be used to implement relatively complex functional coverage models under appropriate circumstances. This paper explores the issues and implementation of such a functional coverage model to demonstrate both the capabilities of SVA coverage and illustrate coding techniques which can also be applied to the more typical use of SVA coverage, which is to specify key corner cases for the RTL from the designer’s detailed knowledge of the structural implementation. This paper is related to previous work published at SNUG Europe 2005 called Utilizing Vera Functional Coverage in the Verification of a Protocol Engine for the FlexRay TM Automotive Communication System [1]; readers are encouraged to read both papers.
منابع مشابه
Assertion Based Functional Verification of MBIST Controller Using Coverage Analysis
For the functional validation of hardware designs, simulation with coverage analysis is still the primary means at RTL description of design. Here coverage analysis shows the way towards the optimal use of resource, validation or verification completeness and untested areas of HDL design. The complete coverage analysis of Memory Built in Self-Test (MBIST) controller using several code and funct...
متن کاملSystemVerilog: Interface Based Design
After establishing of various possibilities of abstraction in HDLs (on values, time, and structure) many years ago, SystemVerilog as a combined HDVL offers a new approach to support also abstraction on ports. This interface concept extends the feasibilities for encapsulation when designing, connecting, and verifying the numerous interfaces in modern SoC designs. This can be done on an abstract,...
متن کاملEnriching UVM in SystemC with AMS extensions for randomization and functional coverage*
The Universal Verification Methodology (UVM) is a coverage driven verification approach, which has become the standard for the verification of digital systems. The framework provided by UVM makes it possible to create structured test environments, which facilitates the reuse of verification components and scenarios. However, the UVM library is only available for SystemVerilog, limiting the veri...
متن کاملSystematic Testbench Specification for Constrained Randomized Test and Functional Coverage
Functional Verification is well-accepted for Electronic System Level (ESL) based designs and is supported by a variety of standardized Hardware Verification Languages like PSL, e, and SystemVerilog. In this article, we present the classification tree method for functional verification (CTM/FV) as a novel method to close the gap from the verification plan to the specification of randomized tests...
متن کاملFunctional Coverage Analysis of Ovm Based Verification of H.264 Cavld Slice Header Decoder
Commercial chip design verification is a complex activity involving many abstraction levels (such as architectural, register transfer, gate, switch, circuit, fabrication), many different aspects of design (such as timing, speed, functional, power, reliability and manufacturability) and many different design styles (such as ASIC, full custom, semi-custom, memory, cores, and asynchronous). In thi...
متن کامل